Skip to content

Pull requests: llvm/circt

New pull request New
197 Open 6,973 Closed
197 Open 6,973 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[ImportVerilog] Add queue insert/delete ops
#9632 opened Feb 7, 2026 by Lauriethefish Loading…
[RTG] More powerful string formatting for labels RTG Involving the `rtg` dialect
#9631 opened Feb 7, 2026 by maerhart Loading…
1
[domaintool] Use type-based domain assignment
#9630 opened Feb 7, 2026 by seldridge • Draft
[Moore] Add builtin for $urandom_range
#9629 opened Feb 7, 2026 by Arya-Golkari Loading…
14
[ImportVerilog] Allow $past with non-boolean bitvecs
#9626 opened Feb 6, 2026 by TaoBi22 Loading…
1
[Transforms] FlattenMemRefs: handle resource-backed globals
#9625 opened Feb 6, 2026 by RCoeurjoly Loading…
3
[OM] Add reduction patterns for circt-reduce
#9624 opened Feb 6, 2026 by seldridge • Draft
[datapath] Signed compressor arguments
#9620 opened Feb 6, 2026 by cowardsa Loading…
[Comb] Add a transform to ensure division does not trap/SIGFPE
#9619 opened Feb 6, 2026 by jmolloy Loading…
8
[ESI][Runtime] Fix Windows cibuildwheel builds ESI
#9616 opened Feb 5, 2026 by teqdruid Loading…
1
fix: handle global memrefs in flatten-memref pass
#9615 opened Feb 5, 2026 by Abhilekhgautam Loading…
1
1
[HW] Add HW IMDCE pass
#9609 opened Feb 5, 2026 by stomfaig Loading…
1
5
[Comb] Fix assertion failure in extractConcatToConcatExtract pattern (Fixes #9573)
#9598 opened Feb 3, 2026 by m2kar • Draft
3 tasks done
1
5
[Arc] Fix crash on inout ports in LowerState pass (Fixes #9574)
#9597 opened Feb 3, 2026 by m2kar • Draft
1
[circt-verilog] add error message for multiple driver targetting same bits
#9590 opened Feb 2, 2026 by 5iri Loading…
1
2
[LLHD] teach Deseq about projected fields via ValueField keys
#9588 opened Feb 2, 2026 by 5iri Loading…
15
[HandshakeToHW] Fix crashes when multiple syncs with different numbers of none inputs are used
#9587 opened Feb 2, 2026 by zhengyao-lin Loading…
1
2
[FIRRTL][NotForCommit] Add ReadDesignConfigInt intrinsic for post-Verilog configuration
#9586 opened Feb 2, 2026 by uenoku • Draft
5
[firtool] Only run verifiers at required points in the pipeline FIRRTL Involving the `firrtl` dialect
#9559 opened Jan 30, 2026 by youngar Loading…
6
[FIRRTL][OM] Use signed integer attributes
#9548 opened Jan 29, 2026 by rwy7 Loading…
11
Force constant evaluation in slang front-end
#9547 opened Jan 29, 2026 by dinoruic Loading…
3
[Arc] Add Support for Dynamic Strings to the Arcilator Runtime Arc Involving the `arc` dialect
#9546 opened Jan 29, 2026 by KavyaChopra04 Loading…
15
[SCFToCalyx] Fix crash when calling external functions (Fix #9529)
#9530 opened Jan 28, 2026 by m2kar Loading…
1
3
[FIRRTL] Add InstanceGraphInstanceOpInterface to InstanceChoiceOp
#9523 opened Jan 27, 2026 by uenoku Loading…
9
[Firtool] Move infer domains after expand whens
#9494 opened Jan 22, 2026 by rwy7 • Draft
1
5
ProTip! Exclude everything labeled bug with -label:bug.